



## Nonvolatile floating gate organic memory device based on pentacene/CdSe quantum dot heterojuction

Ik-Soo Shin, Jung-Min Kim, Jun-Ho Jeun, Seok-Hyun Yoo, Ziyi Ge, Jong-In Hong, Jin Ho Bang, and Yong-Sang Kim

Citation: Applied Physics Letters **100**, 183307 (2012); doi: 10.1063/1.4711209 View online: http://dx.doi.org/10.1063/1.4711209 View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/100/18?ver=pdfcov Published by the AIP Publishing

## Articles you may be interested in

Nonvolatile memory thin film transistors using CdSe/ZnS quantum dot-poly(methyl methacrylate) composite layer formed by a two-step spin coating technique J. Appl. Phys. **112**, 034518 (2012); 10.1063/1.4745041

A solution processed nonvolatile resistive memory device with Ti/CdSe quantum dot/Ti-TiOx/CdSe quantum dot/indium tin-oxide structure J. Appl. Phys. **110**, 074505 (2011); 10.1063/1.3644973

Charge trapping process of nonvolatile memory devices based on CdTe and CdTe–CdSe core-shell nanoparticles/poly(methylmethacrylate) nanocomposites Appl. Phys. Lett. **98**, 243306 (2011); 10.1063/1.3596705

Nonvolatile nano-floating gate memory devices based on pentacene semiconductors and organic tunneling insulator layers Appl. Phys. Lett. **96**, 033302 (2010); 10.1063/1.3297878

Nonvolatile electrical bistability and operating mechanism of memory devices based on CdSe/ZnS nanoparticle/polymer hybrid composites Appl. Phys. Lett. **93**, 021913 (2008); 10.1063/1.2959786



## Nonvolatile floating gate organic memory device based on pentacene/CdSe quantum dot heterojuction

Ik-Soo Shin,<sup>1,a)</sup> Jung-Min Kim,<sup>2,a)</sup> Jun-Ho Jeun,<sup>2</sup> Seok-Hyun Yoo,<sup>2</sup> Ziyi Ge,<sup>3</sup> Jong-In Hong,<sup>1,b)</sup> Jin Ho Bang,<sup>4,b)</sup> and Yong-Sang Kim<sup>2,3,b)</sup>

<sup>1</sup>Department of Chemistry, Seoul National University, Seoul, 151-747, South Korea

<sup>2</sup>Department of Nano Science & Engineering, Myongji University, Gyeonggi-do 449-728, South Korea

<sup>3</sup>Ningbo Institute of Material Technology and Engineering (NIMTE), Chinese Academy of Sciences (CAS),

<sup>4</sup>Department of Chemistry and Applied Chemistry, Hanyang University, Gyeonggi-do 426-791, South Korea

(Received 5 March 2012; accepted 11 April 2012; published online 3 May 2012)

An organic floating-gate memory device using CdSe quantum dots (QDs) as a charge-trapping element was fabricated. CdSe QDs were localized beneath a pentacene without any tunneling insulator, and the QD layer played a role as hole-trapping sites. The band bending formed at the junction between pentacene and QD layers inhibited back-injection of holes trapped in CdSe into pentacene, which appeared as a hysteretic capacitance-voltage response during the operation of the device. Nearly, 60% of trapped charge was sustained even after  $10^4$  s in programmed state, and this long retention time can be potentially useful in practical applications of non-volatile memory. © 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4711209]

Semiconductor nanocrystals (NCs) have been intensively investigated because of their potential applications in electronic and optoelectronic devices, such as light-emitting diodes,<sup>1</sup> field-effect transistors,<sup>2</sup> and solar cells.<sup>3</sup> In particular, nonvolatile memory devices fabricated with NCs have emerged as a promising candidate for the development of next-generation memory device.<sup>4-6</sup> The utilization of NCs in floating gate offers several important advantages. First, NCs permit the use of a thinner tunneling oxide layer, which can lead to long term charge retention (at least 10-20 years).<sup>7,8</sup> In addition, the thinner oxide layer can lower program/erase voltage, which results in less damage, larger endurance for write/erase cycles, and improved reliability. Second, band structure engineering methods, such as tuning band-offsets and barriers, are possible through a combination of various NCs.<sup>9–11</sup> The memory devices based on NCs, therefore, provide several merits including low power consumption, small device size, excellent stress-induced leakage current immunity, and better retention originated from the structural traits.

Herein, we report a NC-based organic memory device that utilized CdSe quantum dots (QDs) as a charge-trapping element. A unique feature of our device is that unlike the traditional pentacene-based device configuration, it has no tunneling insulator inside. Instead, a thin layer of QDs directly contacts with a pentacene layer, creating a type II junction. Interestingly, we observed a great hysteretic behavior in our device and also found that nearly 60% of charge carriers trapped in the QDs could be sustained even after  $10^4$  s in programmed state.

Tunneling insulator is one of the vital components in memory devices, which can strongly affect their performance. It prevents the escape of trapped charge carriers from floating gate. In general, floating gate memory devices have employed organic or inorganic insulators with high resistivity and thermal stability to ensure reliable charge retention. A polymer such as polymethylmethacrylate (PMMA) has been utilized as an insulator, showing good electrical properties with little hysteresis in capacitance-voltage (C-V) and current-voltage (I-V) curves.<sup>12</sup> With the large energy gap between highest-occupied molecular orbital (HOMO) and lowest-unoccupied molecular orbital (LUMO), the polymer tunneling insulator can inhibit the back-injection of captured charge to pentacene layer, permitting programmed state to be retained in the memory device.

The most ideal characteristics of a tunneling insulator is that it should inhibit the dissipation of the restored charge without increasing the resistivity of a device upon initial charge injection. To date, however, there is no such tunneling insulator developed. On the other hand, in the absence of a tunneling insulator, the charge injection can occur directly from pentecene to charge trapping sites. Since there is no resistive dielectric, it is expected that charge carrier trapping can be readily achieved with a lower threshold voltage, but the charge trapping cannot be long-lasting. Interestingly, if pentacene and the charge trapping sites were put together such that they can create an interface with a type II band alignment, the charge trapping can be significantly prolonged because of band bending formed at the junction. In this study, we paid attention to the energetic characteristics of pentacene and 5 nm-sized CdSe QDs for this approach. Pentacene, a semiconductor, possesses 2.0 eV of energy gap with its HOMO (-5.0 eV) and LUMO (-3.0 eV) level, whereas CdSe QD (5 nm in diameter), a charge trapping site, has 3.5 eV of band offset with its conduction and valence band positioned at -3.55 and -6.55 eV, respectively. This implies that an extra energy barrier due to the type II band bending exists at the heterojunction between pentacene and CdSe QD layers when the two layers are directly assembled.<sup>13</sup> Therefore, when the charge carriers are trapped, the charge trapping can last long enough for the operation of memory device quite a long time. Consequently, in this configuration, a dielectric insulator layer

Ningbo 315201, People's Republic of China

<sup>&</sup>lt;sup>a)</sup>Ik-Soo Shin and Jung-Min Kim contributed equally to this work.

<sup>&</sup>lt;sup>b)</sup>Authors to whom correspondence should be addressed. Electronic addresses: jihong@snu.ac.kr, jbang@hanyang.ac.kr, and kys@mju.ac.kr.

183307-2 Shin et al.



FIG. 1. (a) Schematic diagram of the device architecture with a bottom-gate organic nonvolatile memory device; Atomic force microscope (AFM) image of devices without CdSe QDs (b) and with CdSe QDs (c) on PMMA gate insulator.

between semiconductor and charge trapping sites, which has been an indispensable part of memory device, is no longer required for memory device.

Figure 1(a) is a schematic illustration of an organic memory device comprised of a layer of CdSe QDs beneath a pentacene layer. CdSe QDs were prepared by hot injection method with some modifications.<sup>14</sup> The metal-insulatorsemiconductor structure was built on indium tin oxide (ITO), a bottom-gate electrode. PMMA (molecular weight of 950 K, diluted in 4% anisole) gate insulator and CdSe QDs (5 nm in diameter, 10<sup>16</sup> particles/ml in toluene) were spincoated on the ITO surface, and the device was then baked in a conventional oven. An atomic force microscope observed the topology of PMMA surface before and after the deposition of CdSe layer, revealing that the CdSe QDs were clustered in hundreds of nanometers, and the agglomerated CdSe QDs were fairly evenly distributed over the PMMA surface (Figs. 1(b) and 1(c)). A pentacene layer ( $\sim$ 70 nm in thickness) following Au top electrode ( $\sim$ 500  $\mu$ m in diameter) was directly deposited on the CdSe QD layer using thermal evaporation.

Figure 2(a) shows the capacitance-voltage (C-V) behavior of memory devices fabricated with CdSe QDs, denoted as <ITO|PMMA|CdSe QDs|pentacene|Au>, measured at 100 kHz. Three kinds of cyclic bias voltage (V<sub>bottom</sub>) was applied from positive to negative direction on the bottlm electrode (i.e., ITO electrode) with increasing the sweep range from  $\pm 10$  V to  $\pm 30$  V. While a control device fabricated without CdSe QDs shows no hysteresis (Fig. 2(b)), the device with the CdSe QD layer clearly displays hysteresis loops in a counterclockwise direction upon sweeping the V<sub>bottom</sub> in various sweep range. This behavior indicates that a significant number of charge-trapping sites exist inside the CdSe QD layer (and/or its interface) whereas negligible in the absence of the QDs. Our claim was also supported by monitoring the change in flat-band voltage (V<sub>FB</sub>) during voltage sweep. The  $V_{FB}$  can be obtained when an applied  $V_{bottom}$ 

equals to the workfunction difference between the bottom metal electrode and the semiconductor. If there is a variation in charge density in the insulator and/or at the insulatorsemoconductor interface,  $V_{\rm FB}$  should vary accordingly to reflect the change in energy level. The gradual negative shift in V<sub>FB</sub> was indeed observed upon increasing the sweep range from  $\pm 10$  V to  $\pm 30$  V, which indicates holes were injected into the CdSe QD layer from the pentacene layer directly. The hysteresis loop in the C-V curve, representing memory window, became wider as the voltage sweep range increased because of increased charge injection. It should be noted that almost no shift was observed at various sweep ranges when the V<sub>bottom</sub> was swept from positive to negative direction. This observation suggests that it is more efficient to charge the CdSe QDs positively than negatively in our device. The energy band diagram of our device is described in Fig. 2(c). Energetically, the coupling of pentacene and CdSe QD layers can form type II band alignment, which results in band bending at the heterojunction.<sup>13</sup> When a sufficiently large electric field is applied (negative V<sub>bottom</sub>), holes can tunnel into the valence band of the CdSe QDs from the HOMO level of the nearby pentacene molecules. The extra energy barrier created by the type II band alignment accounts for significantly prolonged hole trapping in CdSe QDs even after the negative V<sub>bottom</sub> is removed.

Figure 3 shows a typical program/erase operation for the fabricated devices. The "programmed" state refers to the transfer of holes from the pentacene to the CdSe QDs while applying a negative bias to the bottom electrode. The reverse operation is defined as the "erased" state, in which the charges stored in the CdSe QDs move back to the pentacene layer after a positive bias voltage is applied. The programmed and erased states were monitored by observing the shift in C-V curve as a function of the amplitude of applied positive or negative V<sub>bottom</sub>. After program/erase operation, V<sub>bottom</sub> was swept from +10 to -10 V with the memory window ( $\Delta$ V) measured at a capacitance of 18.89 pF. In order to



FIG. 2. C-V characteristics of the fabricated organic memory at different  $V_{bottom}$  sweeping range (a) with CdSe QDs, (b) without CdSe QDs and (b) energy band diagram of memory device.

exclude the influence of read disturbance (the voltage sweep), continuous voltage sweep from +10 to -10 V without program/erase operation was conducted (only 1st and 2nd measurements are given in Fig. 3). After the initial voltage sweep (the 1st measurement), the C-V curve shifted to negative direction in the 2nd measurement due to the positive charging of CdSe QDs upon V<sub>bottom</sub> sweping from +10 to -10 V. From the 2nd measurement and repeated measurements under the same condition, the signal remained fairly stable and almost no shift in C-V curve was observed (data not given for repeated measurement), ensuring that no read



FIG. 3. Capacitance change ( $\Delta C)$  as a function of bottom electrode stress voltage.

disturbance was included in our analysis. C-V curve shifted to negative direction when V<sub>bottom</sub> of -20 and -30 V were applied for 1 s. On the other hand, it slightly shifted towards positive direction after erasing the memory by applying V<sub>bottom</sub> of +30 V for 4 s. The  $\Delta$ V was approximately -4.59 and -11.29 at V<sub>bottom</sub> of -20 and -30 V, respectively. The negative  $\Delta$ V is attributed to the positive charging of CdSe QDs upon applying negative V<sub>bottom</sub>. The charge density of the CdSe QDs can be estimated from Q = C $\Delta$ V, where C is the capacitance between the gate and the CdSe QDs.<sup>15</sup> CdSe QDs was estimated to possess the positive charge density of  $3.51 \times 10^{11}$  and  $8.63 \times 10^{11}$  ea/cm<sup>2</sup> for V<sub>bottom</sub> of -20 and -30 V, respectively.

The charge retention characteristics of the fabricated device were determined from the time-dependent change in capacitance after programming (Fig. 4). After programming at V<sub>bottom</sub> of -30 V for 1 s, V<sub>bottom</sub> was swept from 2 to -2 V with  $\Delta$ C measured at a V<sub>bottom</sub> of 0 V during a sweep in order to minimize read disturbance. The device with CdSe QDs possessed a capacitance of 18.67 pF at 0 V just after being programmed. Interstingly, almost ~60% of trapped charge



FIG. 4. Retention characteristics after applying -30 V gate stress voltage for 1 s.

This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP

was sustained even after 10<sup>4</sup> s in programmed state, showing 19.22 pF at 0 V. This observation supports our claim that the holes are efficiently trapped and confined in CdSe QDs becuase of the existance of extra energy barrier near the heterojunction. This long retention time of our device can be potentially useful in practical applications of non-volatile memory devices. We are currently investigating the characteristics of our device upon controlling several critical parameters such as QD sizes and insulator thickness to further optimize its performance.

In summary, we demonstrated the fabrication of a nonvolatile organic memory device without using a tunneling insulator layer. Our device utilized a heterojunction created by coupling petancene and CdSe QD layers. The type II band alignment formed at the pentacene/CdSe QDs heterojunction induces energy barrier near the heterojunction interface. The charging and discharging behavior of CdSe QDs was observed in the C-V analysis of MIS structure, showing that the sufficiently large memory window and good retention characteristics can be achieve with our configuration. We believe that this approach, by virtue of its simplicity in processing, can open up a opportunity towards the development of next-generation organic memory device.

This work was supported by visiting professorship for Senior International Scientists from Chinese Academy of Science, by the Human Resources Development of the Korea Institute of Energy Technology Evaluation and Planning (KETEP) Grant (No. 20104010100620) funded by the Ministry of Knowledge Economy of Korea and by the Basic Science Research Program through a National Research Foundation of Korea (NRF) Grant funded by the Ministry of Education, Science and Technology (MEST) of Korea (Nos. 2011-0001055 and 2011-0024786).

- <sup>1</sup>K. Y. Cheng, R. Anthony, U. R. Kortshagen, and R. J. Holmes, Nano Lett. **10**, 1154 (2010).
- <sup>2</sup>L. Luo, G. Liu, L. Huang, X. Cao, M. Liu, H. Fu, and J. Yao, Appl. Phys. Lett. **95**, 263312 (2009).
- <sup>3</sup>J. H. Bang and P. V. Kamat, ACS Nano 5, 9421 (2011).
- <sup>4</sup>S. J. Kim and J. S. Lee, Nano Lett. **10**, 2884 (2010).
- <sup>5</sup>J. S. Lee, Y. M. Kim, J. H. Kwon, H. Shin, B. H. Sohn, and J. Lee, Adv. Mater. **21**, 178 (2009).
- <sup>6</sup>S. M. Jung, H. J. Kim, B. J. Kim, Y. S. Kim, T. S. Yoon, and H. H. Lee, Appl. Phys. Lett. **97**, 153302 (2010).
- <sup>7</sup>D. Blauwe, J. IEEE Trans. Nanotechnol. 1, 72 (2002).
- <sup>8</sup>S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbe, and K. Chan, Appl. Phys. Lett. 68, 1377 (1996).
- <sup>9</sup>C. J. Kim, S. W. Ryu, Y. K. Choi, J. J. Chang, S. H. Bae, and B. H. Sohn, Appl. Phys. Lett. **93**, 052106 (2008).
- <sup>10</sup>D. Gupta, M. Anand, S. W. Ryu, Y. K. Choi, and S. H. Yoo, Appl. Phys. Lett. **93**, 224106 (2008).
- <sup>11</sup>S. J. Kim, Y. S. Park, S. H. Lyu, and J. S. Lee, Appl. Phys. Lett. **96**, 033302 (2010).
- <sup>12</sup>J. M. Kim, D. H. Lee, J. H. Jeun, T. S. Yoon, H. H. Lee, J. W. Lee, and Y. S. Kim, Synth. Met. **161**, 1155 (2011).
- <sup>13</sup>C. H. Wang, C. W. Chen, Y. T. Chen, C. T. Chen, Y. F. Chen, S. W. Chou, and C. C. Chen, Nanotechnology **22**, 065202 (2011).
- <sup>14</sup>Z. A. Peng and X. Peng, J. Am. Chem. Soc. **123**, 183 (2001).
- <sup>15</sup>P. Pavan, R. Bez, P. Olivo, and E. Zanoni, Proc. IEEE 85, 1248 (1997).